

1760-BIT CCD LINEAR IMAGE SENSOR WITH PERIPHERAL CIRCUIT

The μ PD3732 is a 1760-bit high sensitivity CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal.

The μ PD3732 has an output amplifier which has high gain and wide output range.

Built-in sample and hold circuit convert and output independent signal from CCD register in every bit to continuous video signal. So it is easy to interface to A/D converter or Bi-level converter.

FEATURES

- Valid photocell 1760-bit
- Photocell's pitch 14 μ m
- High response sensitivity Providing a response eight times better than the existing equivalent NEC product (μ PD35H73) to the light from a daylight fluorescent lamp
- Peak response wavelength 550 nm (green)
- Resolution 8 dot/mm across the shorter side of an A4-size (210 x 297 mm) sheet
- Power supply +12 V
- Drive clock level CMOS output under 5 V operation
- High speed scan 0.9 ms/line
- Built-in circuit Sample and hold circuit
Reset feed through level clamp circuit


ORDERING INFORMATION

Part Number	Package	Quality Grade
μ PD3732D	22-pin ceramic DIP (CERDIP) (400 mil)	Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.


BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



PHOTOCELL STRUCTURE DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T_a = +25 ° C)

Parameter	Symbol	Ratings	Unit
Output unit drain voltage	V _{OO}	-0.3 to +15	V
Shift register clock voltage	V _{φ1, φ2}	-0.3 to +15	V
Reset signal voltage	V _{φRS}	-0.3 to +15	V
Transfer gate signal voltage	V _{φTG}	-0.3 to +15	V
Sample and hold signal voltage	V _{φSH}	-0.3 to +15	V
Reset feed through level clamp signal voltage	V _{φCLS}	-0.3 to +15	V
Operating ambient temperature	T _{OP}	-25 to +60	°C
Storage temperature	T _{STG}	-40 to +100	°C

RECOMMENDED OPERATING CONDITIONS (T_a = -25 to + 60 ° C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Output unit drain voltage	V _{OO}	11.4	12.0	12.6	V
Shift register clock φ1, φ2 signal high level	V _{φ1H, φ2H}	4.5 (V _{OO} -3)	5.0 (V _{OO})	5.5 (V _{OO} +0.6)	V
Shift register clock φ1, φ2 signal low level	V _{φ1L, φ2L}	-0.3 (-0.3)	0 (0)	0.5 (0.8)	V
Reset signal φRB high level	V _{φRBH}	4.5	5.0	5.5	V
Reset signal φRB low level	V _{φRBL}	-0.3	0	0.5	V
Transfer gate signal high level	V _{φTGH}	4.5 (V _{OO} -3)	5.0 (V _{OO})	5.5 (V _{OO} +0.6)	V
Transfer gate signal low level	V _{φTGL}	-0.3 (-0.3)	0 (0)	0.5 (0.8)	V
Sample and hold signal high level	V _{φSHH}	4.5	5.0	5.5	V
Sample and hold signal low level	V _{φSHL}	-0.3	0	0.5	V
Reset feed through level clamp signal high level	V _{φCLH}	4.5	5.0	5.5	V
Reset feed through level clamp signal low level	V _{φCLL}	-0.3	0	0.5	V
Data rate	f _{DR}	0.2	1	2	MHz

Remark Values in () are for the driver under 12 V operation.


ELECTRICAL CHARACTERISTICS

($T_a = +25^\circ\text{C}$, $V_{DD} = 12\text{V}$, $f_{\phi 1} = 0.5\text{MHz}$, data rate = 1 MHz, storage time = 10 ms
light source: 3200 K halogen lamp + C500 (infrared cut filter), input clock = 5 V_{PP})

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Saturation voltage	V_{SAT}		1.5	2.0		V
Saturation exposure	SE	Daylight color fluorescent lamp		0.022		lx·s
Photo response non-uniformity	PRNU	$V_{OUT} = 500\text{mV}$		±2	±8	%
Average dark signal	ADS	Light shielding		1.0	8.0	mV
Dark signal non-uniformity	DSNU	Light shielding	-8	±4	+8	mV
Power consumption	P_w			140	180	mW
Output impedance	Z_o			0.5	1	kΩ
Response	R_f	Daylight color fluorescent lamp	63	90	117	V/lx·s
	R_w	W lamp		270		
Response peak wavelength				550		nm
Image lag	IL	$V_{OUT} = 1\text{V}$		7		%
Offset level (Note 1)	V_{OS}	When ϕ_{CLB} is input	3.5	4.5	5.5	V
Input capacitance of shift register clock pin	$C_{\phi 1}$			400		pF
	$C_{\phi 2}$					
Input capacitance of reset pin	C_{RES}			5		pF
Input capacitance of sample and hold pin	C_{SHS}			5		pF
Input capacitance of reset feed through level pin	C_{CFL}			5		pF
Input capacitance of transfer gate signal pin	C_{TG}			100		pF
Output rise delay time	t_r			120		ns
Register imbalance	RI	$V_{OUT} = 500\text{mV}$			3	%
Transfer efficiency	TTE	$V_{OUT} = 1\text{V}$, data rate = 2 MHz	92			%
Dynamic range	DR	$V_{SAT}/DSNU$		500		times
Reset feed through noise	RFSN		0	1000	1800	mV
Sample and hold noise	SHSN		-50	0	50	mV
Bit noise 1	BN1	When ϕ_{CLB} is input		4		mV _{PP}
Bit noise 2 (Note 2)	BN2	When ϕ_{CLB} is not input (in case of inputting ϕ_{RB} clock signal to ϕ_{CLB} pin)		16		mV _{PP}
Resolution	MTF	Modulation transfer function at nyquist frequency		65		%

- Note 1.** In case of inputting ϕ_{RB} clock signal to ϕ_{CLB} pin, offset level decreases corresponding to RFSN.
2. When ϕ_{CLB} is not used (in case of inputting ϕ_{RB} clock signal to ϕ_{CLB} pin), because of 1/f noise of output amplifier, compared with bit noise 1 (BN1), bit noise increases.

TIMING CHART 1



Remark V_{out} = Output when ϕSHB is not used (When ϕSHB is not used, connect ϕSHB pin to GND)


$V_{out} (SH)$ = Output when ϕSHB is used.

When ϕCLB is used, reset feed through level of V_{out} is clamped to a certain level.

(When ϕCLB is not used, input ϕRB clock to ϕCLB pin)


Note When ϕCLB is not used (in case of inputting ϕRB clock signal to ϕCLB pin), because of $1/f$ noise of output amplifier, bit noise increases. Therefore use ϕCLB .

TIMING CHART 2




Remark $V_{out} (SH)$ = Output when ϕSHB is used.

TIMING CHART for φTG, φ1, φ2



CROSS POINTS for φ1, φ2



Remark Adjust cross point of φ1, φ2 by φ1, φ2 pin input resistors.

(Unit: ns)

Parameter	MIN.	TYP.	MAX.
t ₁ , t ₂	0	50	(100)
t ₃	20	100	-
t ₄ (MIN)	220	300	-
t ₅	150	300	-
t ₆ , t ₇	0	50	-
t ₈	20	100	-
t ₉ , t ₁₀	0	50	-
t ₁₁	150	250	-
t ₁₂	20	50	-
t ₁₃	80	100	-
t ₁₄ , t ₁₅ , t ₁₆	0	50	-
t ₁₇	0		
t ₁₈		5	10
t ₁₉ , t ₂₀	0	50	-
t ₂₁	650	1000	(2000)
t ₂₂ , t ₂₃	0	100	-

Note When φCLB is not used (in case of inputting φRB clock signal to φCLB pin), t₄ = 20 ns MIN.


Remark The MAX. in the table above shows the operation range in which the output characteristics are kept almost enough for general purpose, does not show the limit above which the μPD3732 is destroyed.

DEFINITIONS OF CHARACTERISTIC ITEMS

1. **Saturation voltage: V_{SAT}**
Output signal voltage at which the response linearity is lost.
2. **Saturation exposure: SE**
Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage occurs.
3. **Photo response non-uniformity: PRNU**
The peak/bottom ratio to the average output voltage of all the valid bits calculated by the following formula.

$$PRNU (\%) = \left(\frac{V_{MAX. \text{ OF } V_{MIN.}} - 1}{\frac{1}{n} \sum_{j=1}^n V_j} \right) \times 100$$


n : Number of valid bits
 V_j : Output voltage of each bit



4. **Average dark signal: ADS**
Output average voltage in light shielding

$$ADS(mV) = \frac{1}{n} \sum_{j=1}^n V_j$$


5. **Dark signal non-uniformity: DSNU**
The difference between peak or bottom output voltage in light shielding and ADS.



6. **Output impedance: Z_o**
Output pin impedance viewed from outside.
7. **Response: R**
Output voltage divided by exposure (lx·s).
Note that the response varies with the light source.

8. Image Lag: IL

The rate between the last output voltage and the next one after read out the data of a line.



9. Register Imbalance: RI




The rate of the average voltage which is the difference between the output voltage of Odd and Even bits, against the average output voltage of all the valid bits.

$$RI = \frac{\frac{1}{n} \sum_{j=1}^n |V_j - V_{j-1}|}{\frac{1}{n} \sum_{j=1}^n V_j} \times 100 (\%)$$


10. Bit Noise: BN

Output signal distribution of a photocell by scan.

STANDARD CHARACTERISTIC CURVES ($T_a = +25^\circ\text{C}$)






APPLICATION EXAMPLE



- Remark 1. When internal sample and hold circuit of μPD3732 is not used, connect pin 2 (φSHB) to GND.
- 2. When internal reset feed through level clamp circuit of μPD3732 is not used, input φRB clock signal to pin 20 (φCLB).
When φCLB is not used (in case of inputting φRB clock signal to φCLB pin), because of 1/f noise of output amplifier, bit noise increases.

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

PACKAGE DIMENSIONS (Unit: mm)



Name	Dimensions	Refractive index
Glass cap	42.2 x 9.0 x 0.5	1.5